

09/16/99
Jc675 U.S. PTO
09/16/99

THE COMMISSIONER OF PATENTS AND TRADEMARKS
Washington D.C. 20231
Box Patent Applications

Case Docket No. FUJH 16.361
Filed by Express Mail
(Receipt No. EM366877295US)
on September 16, 1999
pursuant to 37 CFR 1.10
by J. Gonzalez

S I R:
Transmitted herewith for filing is: ☒ a new application
[] a c-i-p application of S.N. _____ filed _____

Inventor(s): Kenichi MARUTANI

For: SYNCHRONIZATION PROTECTING AND SETTING SYSTEM FOR SIGNALS
RECEIVED IN RADIO BASE STATION

Jc675 U.S. PTO
09/398106
09/16/99

Enclosed are:

- ☒ 4 sheets of drawings. (Figs.1-2A,2B,3,4)
- ☒ Specification, including claims and abstract (25 pages)
- ☒ Declaration
- ☒ An assignment of the Invention to FUJITSU LIMITED
- ☒ A certified copy of Japanese Application No. 10-297479
- ☒ An associate power of attorney
- [] A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27
- ☒ Post card
- ☒ Recording fee (as indicated below)
- ☒ Information Disclosure Statement, PTO-1449, copies of 2 references
- [] Other _____
- [] Other _____

| | Col. 1 | Col. 2 |
|---|-----------|-----------|
| FOR: | NO. FILED | NO. EXTRA |
| BASIC FEE | | |
| TOTAL CLAIMS | 8-20 = | 0 |
| INDEP. CLAIMS | 1-3 = | 0 |
| [] MULTIPLE DEPENDENT CLAIMS PRESENTED | | |

*If the difference in Col. 1 is less than zero, enter "0" in Col. 2

| SMALL ENTITY | |
|--------------|-------|
| RATE | FEE |
| | \$380 |
| x 9 = | \$ |
| x 39 = | \$ |
| x 130 = | \$ |
| TOTAL | \$ |

| OTHER THAN A SMALL ENTITY | |
|---------------------------|-------|
| RATE | FEE |
| | \$760 |
| x 18 = | \$ |
| x 78 = | \$ |
| x 260 = | \$ |
| TOTAL | \$760 |


- [] Please charge our Deposit Account No. 08-1634 the amount of _____ to cover the filing fee and recording fee (if any)
- ☒ A check in the amount of \$800.00 to cover the filing fee and the recording fee (if any) is enclosed.
- ☒ The Commissioner is hereby authorized to charge payment of any fee associated with this communication or credit overpayment to Deposit Account No. 08-1634. A duplicate coy of this sheet is enclosed.

Helfgott & Karas, P.C.
60th Floor
Empire State Building
New York, New York 10118-6098
(212)643-5000

Date: September 16, 1999

Any fee due with this paper, not fully covered by an enclosed check, may be charged on Deposit Acct No. 08-1634

Respectfully Submitted,



- [] Aaron B. Karas, Reg. No. 18,923
- ☒ Samson Helfgott, Reg. No. 23,072
- [] Leonard Cooper, Reg. No. 27, 625
- [] Linda S. Chan, Reg. No. 42,400
- [] Jacqueline M. Steady, Reg. No. 44,354

**SYNCHRONIZATION PROTECTING AND SETTING SYSTEM
FOR SIGNALS RECEIVED IN RADIO BASE STATION**

BACKGROUND OF THE INVENTION

5

Field of the Invention

The present invention relates to a synchronization protecting system for signals received in a radio base station.

10

Description of the Related Art

With the spread of recent movable or cellar communication systems, there is a demand for more reliability on a radio channel quality. To meet the demand, it is required to protect a radio channel quality by a synchronization protecting method having high ability.

In a prior method for protecting synchronization of signals received in a radio base station, which has been developed by the present applicant, a first synchronized word detecting window AP1 for the use to establish an initial synchronization is provided to cover a position of a synchronized word SW of a signal received from a cellar station, which is prescribed for a reference timing for transmission in the radio base station.

The synchronized word SW is detected in the first synchronized word detection window AP1. On the other hand, the position of synchronized word SW of the reception signal transmitted from the

Filed by Express Mail
(Receipt No. 436672955)
on 9/16/99
pursuant to 37 C.F.R. 1.10.
by 2602902

cellar station differs in every time a signal is received,
according to a distance between the radio base station and the
cellar station or a state of propagating radio waves. Accordingly,
a width of the first synchronized word detecting window AP1 for
5 use to establish an initial synchronization requires a width
enough to cover the difference of the positions of the
synchronized words SW of reception signals to certain extent.

However, once the synchronization is established, it can be
predicted that the position of detecting the synchronized word
10 SW is not widely changed at the time when the synchronized word
SW is detected, namely, when the synchronization establishment
is maintained after that.

Alternatively, to prevent from detecting the synchronized
word by mistake in the first synchronized word detecting window
15 AP1 having a wider width, a second synchronized word detecting
window AP2, of which width is narrower than that of the first
synchronized word detecting window AP1 is provided, based on a
position of detecting an initial synchronized word detected in
the first synchronized word detecting window AP1.

20 In other words, the second synchronized word detecting window
AP2 protects the synchronized word SW detection, which is detected
in the first synchronized word detecting window AP1. Once the
second synchronized word detecting window AP2 becomes effective
at the time of establishing an initial synchronization, a
25 relationship of position with the first synchronized word
detecting window AP1 is not changed, until there is no need to
maintain the synchronization by finishing the communication with

the cellar station.

In the method developed by the present applicant before, there is no means to change the position of setting the second synchronized word detecting window AP2 at the time when the position of detecting the synchronized word is larger than the width of the second synchronized word detecting window AP2, because the timing of receiving the signal from the cellar station is widely changed in the state the synchronization is once established.

Although the first synchronized word-detecting window AP1 can detect the synchronized word SW, the position of detecting the synchronized word is not within the second synchronized word-detecting window AP2. Therefore, that brings a problem such that the result of detecting in the second synchronized word-detecting window AP2 becomes inactive state.

SUMMARY OF THE INVENTION

Accordingly, it is an object of the present invention to provide a synchronization protecting and setting system for signals received in a radio base station, whereby a protection of the synchronized word SW detected by a first synchronized word detecting window AP1 can be maintained in a second synchronized word detecting window AP2, by improving the previously produced system.

The above-described objects can be achieved by a synchronization protecting and setting system for signals

received in a radio base station including a first means
generating a first synchronized word detecting window, which
covers a position of a synchronized word in a reception signal
for a reference timing of transmission in the radio base station;
5 a second means generating a second synchronized word detecting
window, which covers the position of the synchronized word in the
first synchronized word detecting window; a means for detecting
a synchronized word in the first or second synchronized word
detecting window; and a control means for resetting the position
10 of the second synchronized word detecting window under a
predetermined condition.

In one detailed mode, the second synchronized word-detecting
window is controlled so that when the synchronized word detecting
means detects the synchronized word in the first synchronized word
15 detecting window, the synchronized word is detected within the
second synchronized word detecting window in a next frame.

In second detailed mode, the synchronized word is formed of
plural bits, and the control means resets the position of the
second synchronized word detecting window, when a bit error rate
20 of the synchronized word is more than a predetermined value.

Further, in a third detailed mode, the reception signal
includes a color code formed of plural bits, and the control means
resets the position of the second synchronized word detecting
window, when a bit error rate of the color code is more than a
25 predetermined value.

Furthermore, in a fourth detailed mode, the control means
resets the second synchronized word detecting window, when a

difference of phases in the number of frames of the signals received in the radio base station is more than a predetermined value.

Additionally, in a fifth detailed mode, when the result of
5 BCH decoding for signals received in the radio base station is mistaken, the control means resets the second synchronized word detecting window.

Alternatively, in a sixth detailed mode, when the result of
CRC arithmetic for the signals received in the radio base station
10 is mistaken, the control means resets the second synchronized word detecting window.

Furthermore, in a seventh detailed mode, the control means
resets the second synchronized word detecting window, when the
signal received in the radio base station is less than a
15 predetermined value.

Further, other objects of the present invention become clear
by the description for explaining embodiments according to the
attached drawings.

20 BRIEF DESCRIPTION OF THE PRESENT INVENTION

Fig. 1 is a structural block diagram of a radio base station according to the present invention.

Fig. 2A shows a physical channel format of the digital
25 reception signal, and Fig. 2B shows signals in each section.

Fig. 3 is a structural diagram of one embodiment of the present invention, in which a received section of the radio base station

is illustrated.

Fig. 4 shows a relationship of phase values for positions of synchronized word SW detecting pulse in the first synchronized word-detecting window AP1.

5

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, preferred embodiments of the present invention will be now described in reference to the drawings. Throughout the attached drawings, the same reference numerals and symbols are used to denote and identify corresponding or identical components.

Fig. 1 is a block diagram of a structural example of a radio base station according to the present invention. The radio base station receives a radio signal (a) transmitted from a cellar station, not shown in the diagram. A demodulator 1 in the radio base station converts the received radio signal (a) into a digital reception signal (b). The demodulator 1 detects a level of the received radio signal and stores the level in a register 2 of the demodulator 1. A CPU 3 can read out the level stored in the register 2 later.

The radio base station further includes a synchronizing section 100 having an AP1 generator 5, which generates a first synchronized word detecting window AP1 (c), according to reference timing and CLK (g) transmitted from a timing generator 4.

The synchronizing section 100 further has a synchronized word

detecting section 6, which detects a synchronized word and color code of the digital reception signal (b) in the first synchronized word detecting window AP1 (c) transmitted from the AP1 generator 5.

5 In the embodiment, the synchronized word and color code of the digital reception signal (b) will be explained according to Figs. 2A and 2B. Fig. 2A shows a physical channel format of the digital reception signal (b), and Fig. 2B shows signals in each section.

10 In Fig. 2A, a format of the digital reception signal (b) for one frame is shown. One frame is formed of 280 bits, of which 20 bits are for the synchronized word SW, and 8 bits are for the color code CC.

Therefore, the detection of the synchronized word SW or color
15 code CC in the synchronized word detector 6 is determined by judging whether the synchronized word SW or color code CC is coincident with each predetermined bit pattern or not. Additionally, the signal format includes data sections, which are respectively in front of the synchronized word SW and behind the
20 color code CC.

In this example, the synchronized word is necessary to establish a timing of receiving signals in the base station, and the color code CC is an interference countermeasure code allocated in each cluster, which is a frequency repeating unit, for
25 distinguishing radio signals transmitted from an interference station. Each eight bits are allocated as a color code CC in a frame of all radio burst signals. 255 of the same patterns except

a pattern of "00" are employed for upward and downward channels.

(b) of Fig. 2B is a reference timing of generating the first synchronized word detecting window AP1, i.e., a clock synchronized to a transmission reference timing in the radio base station, and a relationship of phases between the reference timing and the first synchronized word detecting window AP1, shown in (c) of Fig. 2B, is always fixed.

As described above, a position of detecting pulse of the synchronized word SW, shown in (d) of Fig. 2B, is changed in the first synchronized word detecting window AP1, according to the change of phase of the digital reception signal (b).

Returning back to Fig. 1, the synchronized word detector 6 stores the numbers of error bits of the synchronized word SW and color code CC, which are detected in the first synchronized word detecting window AP1 in a synchronizing register 7. The numbers of error bits of the synchronized word and color codes CC stored in the synchronizing register 7 can read out by the CPU 3. Concurrently, phase information of the synchronized word detecting pulse, i.e., position information of the detecting pulse of the synchronized word SW, as shown in (d) of Fig. 2B, is stored in the synchronizing register 7, so as to be read out by the CPU 3.

Additionally, the synchronizing register 7 includes a writing register, not shown in the diagram, which writes a signal for resetting the second synchronized word detecting window generator 8. The second synchronized word detecting window generator 8 generates a second synchronized word detecting window AP2

corresponding to (e) of Fig. 1 and (e) of Fig. 2B, of which width is narrower than that of the first synchronized word detecting window AP1, around the first synchronized word detecting pulse corresponding to (d) of Fig. 1 and (d) of Fig. 2B, detected in the synchronized word detector 6.

Once the generation of second synchronized word detecting window AP2 is started, a relationship of phases between the first and second synchronized word detecting windows AP1 and AP2 is not changed, regardless of existence of the first synchronized word detecting pulse (d) from the next frame.

A signal for resetting the second synchronized word detecting window generator 8 is written in the synchronizing register 7. Only when the second synchronized word detecting window generator 8 is reset by the resetting signal, a position of generating the second synchronized word detecting window AP2, of which width is narrower than that of the first synchronized word detecting window AP1, around the next synchronized word detecting pulse (d).

In other words, it is apparent from Fig. 2 that the second synchronized word detecting window AP2 prevents from detecting the synchronized word SW from being mistakenly detected in the first synchronized word detecting window AP1. When the synchronized word SW is detected at first time, the second synchronized word detecting window generator 8 generates the second synchronized word detecting window AP2 around the position of the detected pulse (d) of the synchronized word SW.

After that, the relationship of phases between the first and second synchronized word detecting windows AP1 and AP2 is not

changed, until the second synchronized word detecting window generator 8 is reset by the resetting signal.

Additionally, a DET pulse generator 9 outputs a determination (DET) pulse (f), according to an AND condition of the synchronized word detecting pulse (d) and the second synchronized word detecting window AP2 in Fig. 1.

The DET pulse generator 9 generally outputs the DET pulse (f), according to the AND condition of the synchronized word SW detecting pulse (d) and the second synchronized word detecting window AP2. When the synchronized word SW detector 6 can not detect the synchronized word SW, the DET pulse generator 9 generates the DET pulse (f) at a center of the second synchronized word detecting window AP2 and outputs the generated DET pulse.

Although the synchronized word SW detecting pulse (d) is within the first synchronized word detecting window AP1, however, the DET pulse (f) is not output, when the pulse is outside of the width of second synchronized word detecting window AP2.

In Fig. 1, a reception signal processor 200 includes a data extracting section 10, which inputs the digital reception signal (b) transmitted from the demodulator 1, extracts the data according to the DET pulse (f) transmitted from the DET pulse generator 9 and the reference timing transmitted from the timing generator 4, and stores it in a buffer 11.

In the reception signal processor 200, the data stored in the buffer 11 is deinterlieved in a deinterlieving processor 12, based on the digital cellar telephone system standard (RCRSTD-27). The deinterlieving process is that the data of the reception

signal, which is written in vertical, is changed back to an original ordered signal by reading the data in horizontal.

Then, a BCH demodulator 13 performs BCH decoding for the data deinterleaved in the deinterleaving processor 12, based on the digital cellular telephone system standard (RCRSTD-27). Additionally, the decoding result is stored in the reception signal-processing register 14.

A CRC arithmetic section 15 performs CRC arithmetic for the data BCH decoded in the BCH demodulator 13, based on the digital cellular telephone system standard (RCRSTD-27), and outputs the result. The BCH demodulator 13 further stores the result in the reception signal-processing register 14, similarly to the case of the BCH demodulator 13.

In Fig. 1, the timing generator 4 generates a reference timing and CLK signals required for processes in the synchronizing section 100 and the reception signal processor 200, and supplies timings (i), which are respectively used to read out data of the registers 2, 7 and 14 to the CPU 3.

The CPU 3 monitors the registers 2, 7 and 14, according to the read out timing (i) transmitted from the timing generator 4. The CPU 3 further reads out the number of bit errors of the synchronized words, which is set in the synchronizing register 7, and the number of bit errors of the color code, and calculates a bit error rate for the number of each optional frames, according to the numbers read out.

Although it will be later described in detail, a memory 16 stores a condition of resetting the second synchronized word

669460 9078550
detecting window generator 8, in Fig. 1. The CPU 3 judges whether
the calculated bit error rate is coincident or not, according to
the condition of resetting the second synchronized word detecting
window generator 8, which is stored in the memory 16. The result
5 of judgement is written, as resetting data, in a second
synchronized word detecting window generator resetting register,
not shown in the diagram, of the synchronizing resistor 7.

The above described case where the calculated bit error rate
is coincident to the condition of resetting the second
10 synchronized word detecting window generator 8 will be now
explained as one embodiment as follows.

As shown in Fig. 1, the CPU 3 reads out the number of errors
of the synchronized word SW, which is set in the synchronizing
register 7 in each frame, according to the read out timing (i)
15 of the synchronizing register 7 transmitted from the timing
generator 4.

Then, the CPU3 calculates the bit error rate in N frames,
according to the number of errors of the synchronized word SW.
The CPU 3 controls the AP2 generator resetting register of the
20 synchronizing register 7, not shown in the diagram, to reset the
second synchronized word detecting window generator 8 on the
condition of resetting the second synchronizing word detecting
window generator 8 set in the memory 16 that the bit error rate
of synchronizing words is more than X%.

25 Then, the CPU 3 changes a position of generating the second
synchronizing word detecting window AP2, based on a position of
synchronized word detecting pulse (d) in the second synchronized

word detecting window AP2. Therefore, it becomes possible to prevent from missing protection against the synchronized word detecting pulse (d) by the second synchronized word-detecting window AP2.

5 An example of calculating the bit error rate of the synchronized words will be now explained as one embodiment. Fig. 3 is a structural block diagram of one embodiment according to the present invention, in which a receiving section of the radio base station is illustrated. In Fig. 3, the same reference
10 numerals and symbols are used to denote and identify corresponding or identical components shown in Fig. 1, and structures of the synchronizing section 100 and the reception signal processor 200 are respectively provided corresponding to plural slots (S0 to Sn) of the reception signal.

15 In the embodiment of Fig. 3, the CPU 3 monitors the receiving sections for each slot, respectively. Thereby, the second synchronized word detecting window generator 8 can be reset in each slot, according to the condition of resetting the second synchronized word detecting window generator 8 in each slot. The
20 example of calculating the condition of resetting the second synchronized word detecting window generator 8 in this structure will be now described as follows.

 Assuming that the number of errors of the synchronized words SW for each optional continuous 6 frames as D1, D2, D3, D4, D5
25 and D6, the error rate is calculated in each 3 frames. For example, it is possible to calculate a first error rate by using an average value of D1, D2 and D3 and to calculate a next error rate by using

an average value of D4, D5 and D6. Alternatively, it is also possible to calculate the first error rate by using an average value of D1, D2 and D3, and to calculate the next error rate by using an average value of D2, D3 and D4.

- 5 To be concretely, the number of errors of synchronized word can be expressed by the number of error bits included in the number of bits (20) of the synchronized word SW in one frame (the maximum value is 20). The number of errors of the synchronized words SW in the continuous 6 frames (D1 to D6) are respectively 2, 1, 0, 10 0, 1, 1, for example.

When calculating the error rate in each three frames, the first error rate is calculated as an average value of D1, D2 and D3 and the next error rate is calculated as an average value of D4, D5 and D6.

- 15 Then, these error rates can be expressed as follows:

$$\begin{aligned} \text{First error rate} &= \frac{\text{A number of errors of SW in 3 frames (D1+D2+D3)}}{\text{Total number of bits of SW in 3 frames (60)}} \times 100 (\%) \\ &= \frac{3}{60} \times 100 = 5 (\%) \end{aligned}$$

$$\begin{aligned} \text{Next error rate} &= \frac{\text{A number of errors of SW in 3 frames (D4+D5+D6)}}{\text{Total number of bits of SW in 3 frames (60)}} \times 100 (\%) \\ &= \frac{2}{60} \times 100 = 3.3 (\%) \end{aligned}$$

5 In the example that the second synchronized word detecting window generator 8 is reset, an error rate of color code CC will be now calculated. As shown in Fig. 1, the CPU 3 reads out the number of errors of the color code of the synchronizing register 7 in each frame, according to the read out timing (i) of the synchronizing register 7 transmitted from the timing generator 4. Then, the CPU 3 calculates the bit error rate in N frames.

10 The calculated bit error rate is compared with an error rate X% of color code CC, which is a condition of resetting the second synchronized word detecting window generator 8 stored in the memory 16. The second synchronized word detecting window generator 8 is reset through the second synchronized word detecting window generator resetting register of the synchronizing register 7, which is not shown in the diagram, under
15 a reset condition that the calculated bit error rate of color code CC is more than the error rate X% of color code CC.

20 The position of generating the second synchronized word detecting window AP2 is changed by the reset operation, based on the position of the synchronizing word detecting pulse (d) in the first synchronized word detecting window AP1 at that time. Therefore, it becomes possible to prevent from missing protection against the synchronized word detecting pulse (d) by the second synchronized word-detecting window AP2.

25 As a third method of resetting the second synchronized word detecting window generator 8, the reset operation can be performed, based on the result of BCH decoding.

As shown in Fig. 1, the CPU 3 reads out the result of BCH

decoding stored in the reception signal processing register 14 in each frame, according to the read out timing (i) of the synchronizing register 7 transmitted from the timing generator 4. When the result fulfills the condition of the BCH decoding result for resetting the second synchronized word detecting window generator 8 set in the memory 16, the second synchronized word detecting window generator 8 is reset through the second synchronized word detecting window generator resetting register, not shown in the diagram.

10 Thereby, the position of generating the second synchronized word detecting window AP2 is changed, based on the position of the synchronized word detecting pulse (d) in the first synchronized word detecting window AP1.

15 In other words, when the CPU 3 detects that the error continuously occurs more than N times, or detects the error occurs more than N times in the N frames, the CPU 3 controls the second synchronized word window generator resetting register, not shown in the diagram, to reset the second synchronized word detecting window generator 8. Therefore, it becomes possible to prevent from missing protection against the synchronized word detecting pulse (d) by the second synchronized word-detecting window AP2.

20 As a fourth method of resetting the second synchronized word detecting window generator 8, the reset operation can be performed, based on the result of CRC arithmetic, similarly with the case of using the BCH decoding result.

25 In other words, the CPU 3 reads out the result of CRC arithmetic of the reception signal processing register 14 in each

CRC arithmetic process of each functional channel of the received data, according to the read out timing (i) of the synchronizing register 7 transmitted from the timing generator 4.

When the result of CRC arithmetic fulfills the condition of
5 resetting the second synchronized word detecting window generator 8, which is set in the memory 16, the second synchronized word detecting window generator 8 is reset through the second synchronized word detecting window generator resetting register of the synchronizing register 7.

10 Thereby, the position of generating the second synchronized word detecting window AP2 is changed, based on the position of the synchronized word detecting pulse (d) in the first synchronized word detecting window AP1 at that time. Therefore, it becomes possible to prevent from missing protection against
15 the synchronized word detecting pulse (d) by the second synchronized word-detecting window AP2.

When the CRC arithmetic result fulfils the condition of resetting the second synchronized word detecting window generator 8, i.e., at the time the CPU 3 detects that the error continuously
20 occurs more than N times in each result of CRC arithmetic or at the time the CPU 3 detects the error occurs more than N times in N frames, for example, the CPU 3 controls the second synchronized word detecting window generator resetting register to reset the second synchronized word detecting window generator 8.

25 Additionally, it is possible to control the resetting operation, based on a phase of detecting the synchronized words SW, as a fifth method of resetting the second synchronized word

detecting window generator 8.

In other words, as shown in Fig. 1, the CPU 3 reads out a phase value of detecting the synchronized word of the synchronizing register 7 in each frame, according to the read out
5 timing (i) of the synchronizing register 7 transmitted from the timing generator 4. Then, the CPU 3 calculates the phase value of detecting the synchronized word in N frames.

The calculated phase value of detecting the synchronized words is compared with a difference X of an average value of phases
10 of detecting the synchronized word, which is the condition of resetting the second synchronized word detecting window generator 8 set in the memory 16. When the calculated phase value of detecting the synchronized word is more than the difference X of the average value of phases of detecting the synchronized words,
15 the condition of resetting the second synchronized word detecting window generator 8 fulfills.

Then, the second synchronized word detecting window generator 8 is reset through the second synchronized word detecting window generator resetting register, not shown in the diagram, of the
20 synchronizing register 7. The position of generating the second synchronized word detecting window AP2 is changed, based on the position of the synchronized word detecting pulse (d) in the first synchronized word detecting window AP1 at that time. Therefore, it becomes possible to prevent from missing protection against
25 the synchronized word detecting pulse (d) by the second synchronized word-detecting window AP2.

The fifth method will be further explained according to a

detailed example. Fig. 4 shows a relationship of phase values for each position of the detecting pulse (d) of the synchronized word SW in the first synchronized word-detecting window AP1.

The second synchronized word detecting window generator 8 is reset under the resetting condition that the difference of the average of phase values in each five frames is more than "1". As one example, the phase values of the synchronized word detecting pulse in optional 10 frames are shown as follows.

| | | | | | |
|-------------------------|------|---|-------------------|---|----------------|
| The first frame phase | : 0 | } | Average phase 0.4 | } | Difference 1.2 |
| The second frame phase | : 0 | | | | |
| The third frame phase | : -1 | | | | |
| The fourth frame phase | : 0 | | | | |
| The fifth frame phase | : +1 | | | | |
| The sixth frame phase | : +1 | } | Average phase 1.6 | | |
| The seventh frame phase | : +1 | | | | |
| The eighth frame phase | : +2 | | | | |
| The ninth frame phase | : +2 | | | | |
| The tenth frame phase | : +2 | | | | |

In the above-described example, the average value of the first five frames is 0.4, and the average value of the next five frames is 1.6. Therefore, the difference is 1.2. The result fulfills the condition that the difference is more than "1". Thereby, the second synchronized word detecting window generator 8 is reset.

In here, the average value of phases of the first to the fifth frames and the average value of phases of the sixth to tenth frames can be respectively obtained from the following relational equations:

$$\begin{aligned} \text{Average value of phases of first to fifth frames} &= \frac{\text{Sum of phases for the number of frames for obtaining average value } (\pm \text{ is omitted})}{\text{the number of frames for obtaining average value}} \\ &= \frac{2}{5} = 0.4 \end{aligned}$$

$$\begin{aligned} \text{Average value of phases of sixth to tenth frames} &= \frac{\text{Sum of phases for the number of frames for obtaining average value } (\pm \text{ is omitted})}{\text{The number of frames for obtaining average value}} \\ &= \frac{8}{5} = 1.6 \end{aligned}$$

5 A difference between the average value of phases of the first to fifth frames and the average value of phases of the sixth to tenth frames can be expressed as: $0.4 - 1.6 = 1.2$ (where \pm is omitted).

Next, as a sixth embodiment of resetting the second synchronized word detecting window generator 8, the resetting operation can be performed, based on a received state of the reception signal.

10 In other words, the CPU 3 reads out a reception level of the demodulating register 2 in each frame, according to the read out timing (i) of the synchronizing register 7 transmitted from the timing generator 4, as shown in Fig. 1.

15 Then, the CPU 3 calculates an average of the read out reception levels in N frames. The reception level X, which is a condition of resetting the second synchronized word detecting window generator 8 stored in the memory 16, is compared with the

calculated average reception level.

When the average reception level fulfills a resetting condition that the level is less than a reception level X, the second synchronized word detecting window generator 8 is reset
5 through the second synchronized word detecting window generator resetting register, not shown in the diagram, of the synchronizing register 7. Thereby, the position of generating the second synchronized word detecting window AP2 can be changed, based on the position of the synchronized word detecting pulse (d) in the
10 first synchronized word detecting window AP1 at that time. Therefore, it becomes possible to prevent from missing protection against the synchronized word detecting pulse (d) by the second synchronized word-detecting window AP2.

As the embodiments according to the present invention are
15 explained in accompanying to the attached drawings, it becomes possible to maintain establishing a synchronization, regardless of the state, even when phases of signals received in a radio base station are widely changed. Thereby, the present invention can improve performance of receiving signals in a radio base station.

20 The invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The present embodiment is therefore to be considered in all aspects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by
25 the foregoing description and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.

What is claimed is:

1. A synchronization protecting and setting system for signals received in a radio base station comprising:

5 a first means for generating a first synchronized word detecting window, which covers a position of a synchronized word in a reception signal for a reference timing for transmission in the radio base station;

10 a second means for generating a second synchronized word detecting window, which covers the position of the synchronized word in the first synchronized word detecting window;

a means for detecting the synchronized word in the first or second synchronized word detecting window; and

15 a control means for resetting the position of the second synchronized word detecting window in the first synchronized word detecting window under a predetermined condition.

2. The system according to claim 1,

20 wherein the second synchronized word detecting window is controlled so that when the synchronized word detecting means detects the synchronized word in the first synchronized word detecting window, the synchronized word is detected within the second synchronized word detecting window in the next frame.

25 3. The system according to claim 1,

wherein the synchronized word is formed of plural bits, and the control means resets the position of the second synchronized

word detecting window, when a bit error rate of the synchronized word is more than a predetermined value.

4. The system according to claim 1,

5 wherein the reception signal further includes a color code formed of plural bits, and the control means resets the position of the second synchronized word detecting window, when a bit error rate of the color code is more than a predetermined value.

10 5. The system according to claim 1,

wherein the control means resets the second synchronized word detecting window, when a difference of phases in the number of frames of the signals received in the radio base station is more than a predetermined value.

15

6. The system according to claim 1,

wherein the control means resets the second synchronized word detecting window, when the result of BCH decoding for signals received in the radio base station is mistaken.

20

7. The system according to claim 1,

wherein the control means resets the second synchronized word detecting windows, when the result of CRC arithmetic for signals received in the radio base station is mistaken.

25

8. The system according to claim 1,

wherein the control means resets the second synchronized word

detecting window, when the signal received in the radio base station is less than a predetermined value.

ABSTRACT

A synchronization protecting and setting system for signals received in a radio base station whereby a protection of
5 synchronized word SW detected in a first synchronized word detecting window AP1 can be maintained in a second synchronized word detecting window AP2 is provided. The synchronization protecting and setting method for signals received in a radio base station comprises a first means generating a first synchronized
10 word detecting window, which covers a position of synchronized word in a reception signal for a reference timing for transmission in the radio base station; a second means generating a second synchronized word detecting window, which covers the position of the synchronized word in the first synchronized word detecting
15 window; a synchronized word detecting means detecting the synchronized word in the first or second synchronized word detecting window; and a control means resetting a position of the second synchronized word detecting window in the first synchronized word detecting window, in a predetermined condition.

FIG. 1




FIG. 3





FIG. 4



Declaration and Power of Attorney For Patent Application**特許出願宣言書及び委任状****Japanese Language Declaration****日本語宣言書**

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

SYNCHRONIZATION PROTECTING AND SETTING SYSTEM

FOR SIGNALS RECEIVED IN RADIO BASE STATION

上記発明の明細書（下記の欄でx印がついていない場合は、本表に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約国際出願番号を _____ とし、
（該当する場合） _____ に訂正されました。

☐ was filed on _____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されたとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づき国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)

外国での先行出願
10-297479

(Number)
(番号)

Japan

(Country)
(国名)

(Number)
(番号)

(Country)
(国名)

私は、第35編米国法典119条(e)項に基づいて下記の米国外特許出願規定に記載された権利をここに主張いたします。

(Application No.)
(出願番号)

(Filing Date)
(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国外特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国外特許出願に開示されていない限り、その先行米国外出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Application No.)
(出願番号)

(Filing Date)
(出願日)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed
優先権主張なし

20/10/1998

(Day/Month/Year Filed)
(出願年月日)

☐

(Day/Month/Year Filed)
(出願年月日)

☐

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)
(出願番号)

(Filing Date)
(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration (日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

書類送付先

Aaron B. KARAS, Reg. No. 18,923; Samson HELFGOTT, Reg. No. 23,072 and Leonard COOPER Reg. No. 27,625
Send Correspondence to:

HELFGOTT & KARAS, P.C.
Empire State Building, 60th Floor
New York, New York 10118
United States of America

直接電話連絡先： (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

Helfgott & Karas, P.C.
(212) 643-5000

| | |
|-------------|---|
| 唯一または第一発明者名 | Full name of sole or first inventor |
| | Kenichi MARUTANI |
| 発明者の署名 | Inventor's signature |
| 日付 | Date |
| | Kenichi Marutani 27/07/1999 |
| 住所 | Residence |
| | Nakahara-ku, Kawasaki-shi, Japan |
| 国籍 | Citizenship |
| | Japan |
| 私書箱 | Post Office Address |
| | c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa, 211-8588 Japan |
| 第二共同発明者 | Full name of second joint inventor, if any |
| 第二共同発明者 | Second inventor's signature |
| 日付 | Date |
| | |
| 住所 | Residence |
| | |
| 国籍 | Citizenship |
| | |
| 私書箱 | Post Office Address |
| | |

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)

THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: **Kenichi MARUTANI**

Filed: : **Concurrently herewith**

For : **SYNCHRONIZATION PROTECTING AND SETTING SYSTEM FOR
SIGNALS RECEIVED IN RADIO BASE STATION**

Serial No.: **Concurrently herewith**

September 16, 1999


Assistant Commissioner of Patents
Washington, D.C. 20231

SUB-POWER OF ATTORNEY

S I R:

I, Samson Helfgott Reg. No. 23,072 attorney of record
herein, do hereby grant a sub-power of attorney to Linda S.
Chan, Reg. No. 42,400 and Jacqueline M. Steady, Reg. No. 44,354
to act and sign in my behalf in the above-referenced application.

Respectfully submitted,



Samson Helfgott
Reg.No 23,072


HELFGOTT & KARAS, P.C.
60th FLOOR
EMPIRE STATE BUILDING
NEW YORK, NY 10118
DOCKET NO.: FUJH16.361
LHH.power

Filed Via Express Mail

Rec. No.: EM366877295US

On: September 16, 1999

By



Any fee due as a result of this paper, not covered
by an enclosed check may be charged on Deposit

Acct. No. 08-1634.

669750-90736660